



**FIG. 1**

3/14




**FIG. 3**

4/14

**FIG. 4**

94

**FIG. 5**

120

Register Name	Latency in terms of instructions			Usage Latency Comments
	Write	Read	Usage	
<u>82</u> SAME_ME_SIGNAL	3	2	8	The same ME will be signaled 8 cycles after the CSR write.

122124126

FIG. 6

6/14

```

wred 0
{
    if(ctx0=0)
    {
        //Wait for signal from previous ME and thread 7

        wait_for_all (&next_thread_signal, &wred_next_me_sig);
        cam_clear 0;
    }
    else
    {
        wait_for_all (&next_thread_signal);
    }
    .....
    .....
    //WRED packet processing
    .....
    signal_next_thread 0 //Instruction 1
    .....

    //There is a minimum of 3 cycles delay between instruction 1 and instruction 2
    //to allow the signal to propagate and to ensure thread execution sequence.
    .....
    //Wait for previous thread signal
    wait_for_sig (&sig); //Instruction 2
    .....
    if(ctx 0=7)
    {
        //Signal next ME

        cap_fast_write (wred_me_sig_csr, csr_interthread_sig);
    }
    else
    {
        //The thread give up the context voluntarily at this point to ensure that
        //thread 7 gets control as early as possible. If no context swap occurs
        //here the thread would continue to execute non-critical section code or
        //next microblock, thereby delaying thread 7 getting the control.
        ctx_arb(voluntary);
    }

    //Critical section processing ends

    //Non-critical section code or code for next microblock begins


```

Diagram annotations:

- 130: Points to the initial code block.
- 132: A bracket grouping the conditional wait logic.
- 134: Points to the `signal_next_thread 0` instruction.
- 136: Points to the `wait_for_sig (&sig);` instruction.
- 138: A bracket grouping the context arbitration logic.
- 140: Points to the `ctx_arb(voluntary);` instruction.

**FIG. 7**

7/14

**FIG. 8**




FIG. 13